

## QUERY CONTROL FORM

## RTIS USE ONLY

Application No. <u>10/008,683</u>	Prepared by <u>Lois Stone</u>	Tracking Number <u>5899170</u>
Examiner-GAU <u>Norton - 1765</u>	Date <u>3/18/04</u>	Week Date <u>3/2/04</u>
	No. of queries <u>1</u>	IFW

## JACKET

a. Serial No.	f. Foreign Priority	k. Print Claim(s)	p. PTO-1449
b. Applicant(s)	g. Disclaimer	l. Print Fig.	q. PTOL-85b
c. Continuing Data	h. Microfiche Appendix	m. Searched Column	r. Abstract
d. PCT	i. Title	n. PTO-270/328	s. Sheets/Figs
e. Domestic Priority	j. Claims Allowed	o. PTO-892	t. Other

## SPECIFICATION

- a. Page Missing
- b. Text Continuity
- c. Holes through Data
- d. Other Missing Text
- e. Illegible Text
- f. Duplicate Text
- g. Brief Description
- h. Sequence Listing
- i. Appendix
- j. Amendments
- k. Other

## CLAIMS

- a. Claim(s) Missing
- b. Improper Dependency
- c. Duplicate Numbers
- d. Incorrect Numbering
- e. Index Disagrees
- f. Punctuation
- g. Amendments
- h. Bracketing
- i. Missing Text
- j. Duplicate Text
- k. Other

## MESSAGE

Data is missing on page 3, after line 2.

Copy provided for reference. Please advise.

Paul Pysher 617-542-5070(MA)  
10559/584001/P12765  
fax 617-542-8906

called 3/25; faxed  
pg, he's getting appl'n  
file from CA

Thank you,

initials LS

## RESPONSE

Attorney faxed complete page,  
Data now present.

initials def

width  $W_1$  suitable for a transistor channel length, e.g., of 0.03 micrometers ( $\mu\text{m}$ ).

Referring to Fig. 3, portions of polysilicon layer 14 and gate oxide layer 12 are etched by, e.g., dry etching in a high density plasma etching system such as the Silicon Etch DPS II Centura™ 300 system, manufactured by Applied Materials, Inc., Santa Clara, California. Portions of polysilicon layer 14 and gate oxide layer 12 not in a shadow of photoresist masking feature 16, i.e. not underneath feature 16, are removed during etching. The etching thereby forms a polysilicon gate electrode 18.

Referring to Fig. 4, photoresist masking feature 16 is stripped off, leaving polysilicon gate electrode 18 and gate oxide 12 on silicon substrate 10.

Referring to Fig. 5, a first ion implantation is made into silicon substrate 10 to form a lightly doped source region 20 and a lightly doped drain region 22. For a p-channel device, a p-type dopant, such as boron, may be implanted into lightly doped source 20 and lightly doped drain 22 regions.

Referring to Fig. 6, a first sidewall spacer 24 and a second sidewall spacer 26 are formed proximate a first side 28 and a second side 30 of polysilicon gate electrode 18, respectively. First and second sidewall spacers 24, 26 are